微纳电子技术

参考文献

[1] 赵正平.FinFET/GAAFET纳电子学与人工智能芯片的新进展 [J].微纳电子技术，2022,59(3):195-209.

[2] PAL S,IYER S S,GUPTA P.Advanced packaging and heterogeneous integration to reboot computing [C]// Proceedings of IEEE International Conference on Rebooting Computing (ICRC).Washington,USA,2017:8123637-1-8123637-6.

[3] SUK K L,LEE S H,KIM J Y,et al.Low cost Si-less RDL interposer package for high performance computing applications [C]// Proceedings of the 68th Electronic Components and Technology Conference.San Diego,USA,2018:64-69.

[4] COUDRAIN P,CHARBONNIER J,GARNIER A,et al.Active interposer technology for chiplet-based advanced 3D system architectures[C]// Proceedings of the 69th Electronic Components and Technology Conference (ECTC).Las Vegas,USA,2019:569-578.

[5] LIN Y H,YEW M C,CHEN S M,et al.Multilayer RDL interposer for heterogeneous device and module integration [C]// Proceedings of the 69th Electronic Components and Technology Conference (ECTC).Las Vegas,USA,2019:931-936.

[6] KIM J,CHEKURI V C K,RAHMAN N M,et al.Silicon vs.organic interposer:PPA and reliability tradeoffs in heterogeneous 2.5D chiplet integration [C]// Proceedings of the 38th International Conference on Computer Design (ICCD).Hartford,USA,2020:80-87.

[7] NAM S Y,KIM Y L,JANG A,et al.The extremely large 2.5D molded interposer on substrate (MIoS) package integration-warpage and reliability [C]// Proceedings of the 71st Electronic Components and Technology Conference (ECTC).San Diego,USA,2021:1998-2022.

[8] LIN H J,LIN V,LIN J,et al.High reliability solution of 2.5D package technologies[C]// Proceedings of the 23rd Electronics Packaging Technology Conference (EPTC).Singapore,2021:620-623.

[9] LIN P Y,YEW M C,YEH S S,et al.Reliability performance of advanced organic interposer (CoWoS?-R) packages [C]// Proceedings of the 71st Electronic Components and Technology Conference (ECTC).San Diego,USA,2021:723-728.

[10] VISWANATH R,CHANDRASEKHAR A,SRINIVASAN S,et al.Heterogeneous SoC integration with EMIB [C]// Proceedings of IEEE Electrical Design of Advanced Packaging and Systems Symposium (EDAPS).Chandigarh,India,2018:8680869-1-8680869-3.

[11] WU B P.Ceramic interconnect bridge for heterogeneous multiple chip packaging [C]// Proceedings of IEEE International Symposium on Electromagnetic Compatibility and IEEE Asia-Pacific Symposium on Electromagnetic Compatibility (EMC/APEMC).Suntec City,Singapore,2018:8394004-1-8394004-3.

[12] DUAN G,KANAOKA Y,MCREE R,et al.Die embedding challenges for EMIB advanced packaging technology [C]// Proceedings of the 71st Electronic Components and Technology Conference (ECTC).San Diego,USA,2021:1-7.

[13] 集成内存?Intel Foveros 3D技术再次应用!从此不再买内存?[EB/OL].(2022-11-12)[2022-11-20].https://new.qq.com/rain/a/20221112A07S6N00.

[14] JO P K ,RAJAN S K,GONZALEZ J L,et al.Polylithic integration of 2.5-D and 3-D chiplets enabled by multi-height and fine-pitch CMIs [J].IEEE Transactions on Components,Packaging and Manufacturing Technology,2020,10(9):1474-1481.

[15] HSU I,CHEN C Y,LIN S,et al.Fine-pitch interconnection and highly integrated assembly packaging with FOMIP (fan-out mediatek innovation package) technology [C]// Proceedings of the 70th Electronic Components and Technology Conference (ECTC).Orlando,USA,2020:867-872.

[16] CHUANG P Y,LIN M L,HUNG S T,et al.Hybrid fan-out package for vertical heterogeneous integration [C]// Proceedings of the 70th Electronic Components and Technology Conference (ECTC).Orlando,USA,2020:333-338.

[17] LIN J,CHUNG C K,LIN C F,et al.Scalable chiplet package using fan-out embedded bridge [C]// Proceedings of the 70th Electronic Components and Technology Conference (ECTC).Orlando,USA,2020:14-18.

[18] LI M J,BAKIR M S.3D integrated chiplet encapsulation (3D ICE):high-density heterogeneous integration using SiO2 -reconstituted tiers [J].IEEE Transactions on Components,Packaging and Manufacturing Technology,2021,11(12):2242-2245.

[19] LEE L C T,CHANG Y S,HUANG S Y,et al.Advanced HDFO packaging solutions for chiplets integration in HPC application [C]// Proceedings of the 71st Electronic Components and Technology Conference (ECTC).San Diego,USA,2021:8-13.

[20] LIA J,TSAI F L,LI J,et al.Large size multilayered fan-out RDL packaging for heterogeneous integration [C]// Proceedings of the 23rd Electronics Packaging Technology Conference (EPTC).Singapore,2021:239-243.

[21] CHEN M F,CHEN F C,CHIOU W C,et al.System on integrated chips (SoICTM) for 3D heterogeneous integration [C]// Proceedings of the 69th Electronic Components and Technology Conference (ECTC).Las Vegas,USA,2019:594-599.

[22] CHEN Y H,YANG C A,KUO C C,et al.Ultra high density SoIC with sub-micron bond pitch [C]// Proceedings of the 70th Electronic Components and Technology Conference (ECTC).Orlando,USA,2020:576-581.

[23] CHUN S R,KUO T H,TSAI H Y,et al.InFO_SoW (system-on-wafer) for high performance computing [C]// Proceedings of the 70th Electronic Components and Technology Conference (ECTC).Orlando,USA,2020:1-6.

[24] HUANG P K,LU C Y,WEI W H,et al.Wafer level system integration of the fifth generation CoWoS?-S with high performance Si interposer at 2 500 mm2[C]// Proceedings of the 71st Electronic Components and Technology Conference (ECTC).San Diego,USA,2021:101-104.

[25] ZHENG T,JO P K,RAJAN S K,et al.Polylithic integration for RF/MM-wave chiplets using stitch-chips:modeling,fabrication,and characterization [C]// Proceedings of IEEE/MTT-S International Microwave Symposium.Los Angeles,USA,2020:1035-1038.

[26] ZHENG T,JO P K,RAJAN S K,et al.Electrical characterization and benchmarking of polylithic integration using fused-silica stitch-chips with compressible microinterconnects for RF/mm-wave applications [J].IEEE Transactions on Components,Packaging and Manufacturing Technology,2021,11 (11):1824-1834.

[27] SUSUMAGO Y,ODASHIMA T,ICHIKAWA M,et al.FOWLP-based flexible hybrid electronics with 3D-IC chiplets for smart skin display [C]// Proceedings of the 71st Electronic Components and Technology Conference (ECTC).San Diego,USA,2021:34-39.

[28] SUN C,JEONG D,ZHANG M,et al.TeraPHY:an O-band WDM electro-optic platform for low power,Terabit/s optical I/O [C]// Proceedings of IEEE Symposium on VLSI Technology.Honolulu,HI,USA,2020:9265012-1-9265012-2.

[29] KADOMOTO J,IRIE H,SAKAI S.WiXI:an inter-chip wireless bus interface for shape-changeable chiplet-based computers [C]// Proceedings of the 37th International Conference on Computer Design (ICCD).Abu Dhabi,United Arab Emirates,2019:100-108.

[30] ARDALAN S,CIRIT H,FARJAD R,et al.Bunch of wires:an open die-to-die interface[C]// Proceedings of IEEE Symposium on High-Performance Interconnects (HOTI).Piscataway,USA,2020:9-16.

[31] VINNAKOTA B,AGARWAL I,DRUCKER K,et al.The open domain-specific architecture[J].IEEE Micro,2021(1):30-36.

[32] YOUSRY R,CHEN E,YING Y M,et al.A 1.7 pJ/b 112 Gb/s XSR transceiver for intra-package communication in 7 nm FinFET technology [C]// Proceedings of IEEE International Solid-State Circuits Conference (ISSCC).San Francisco,USA,2021:180-181.

[33] YIN J M,LIN Z F,KAYIRAN O,et al.Modular routing design for chiplet-based systems[C]// Proceedings of the 45th Annual International Symposium on Computer Architecture.Los Angeles,USA,2018:726-738.

[34] WANG Z H,WANG Z F,XU J,et al.CAMON:low-cost silicon photonic chiplet for manycore processors [J].IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems,2020,39(9):1820-1833.

[35] ELLINIDOU S,SHARMA G,KONTOGIANNIS S,et al.MicroLET:a new SDNoC-based communication protocol for chipLET-based systems [C]// Proceedings of the 22nd Euromicro Conference on Digital System Design (DSD).Kallithea,Greece,2019:61-68.

[36] THONNART Y,BERNABé S,CHARBONNIER J,et al.POPSTAR:a robust modular optical NoC architecture for chiplet-based 3D integrated systems [C]// Proceedings of Design,Automation & Test in Europe Conference & Exhibition (DATE).Grenoble,France,2020:1456-1461.

[37] SALIGRAM R,KAUL A,BAKIR M S,et al.A model study of multilevel signaling for high-speed chiplet-to-chiplet communication in 2.5D integration [C]// Proceedings of the 28th International Conference on Very Large Scale Integration (VLSI-SOC).Salt Lake City,USA,2020:159-164.

[38] DUAN X L,MIAO M,ZHANG Z Z,et al.Research on double-layer networks-on-chip for inter-chiplet data switching on active interposers [C]// Proceedings of the 22nd International Conference on Electronic Packaging Technology (ICEPT).Xiamen,China,2021:9567983-1-9567983-6.

[39] KUTTAPPA R,TASKIN B,LERNER S,et al.Robust low power clock synchronization for multi-die systems [C]// Proceedings of International Symposium on Low Power Electronics and Design (ISLPED).Lausanne,Switzerland,2019:8824957-1-8824957-6.

[40] FIGLIOLIA T,ANDREOU A G.The conical-fishbone clock tree:a clock-distribution network for a heterogeneous chip multiprocessor AI chiplet [C]// Proceedings of the 22nd Euromicro Conference on Digital System Design (DSD).Kallithea,Greece,2019:160-165.

[41] WILSON J M,TURNER W J,POULTON J W.Ground-referenced single-ended signaling:applications for high-density,short-haul communication systems [J].IEEE Solid-State Circuits Magazine,2019,11 (2):54-68.

[42] ZIMMER B,VENKATESAN R,SHAO Y S,et al.A 0.32-128 TOPS,scalable multi-chip-module-based deep neural network inference accelerator with ground-referenced signaling in 16 nm [J].IEEE Journal of Solid-State Circuits,2020,55(4):920-932.

[43] SUNDARAM J,GOPAL S,THOMAS T P,et al.A reconfigurable asynchronous SERDES for heterogenous chiplet interconnects [C]// Proceedings of the 22nd International Symposium on Quality Electronic Design (ISQED).Santa Clara,USA,2021:542-547.

[44] MURALI G,PARK H,QIN E,et al.Clock delivery network design and analysis for interposer-based 2.5-D heterogeneous systems [J].IEEE Transactions on Very Large Scale Integration (VLSI) Systems,2021,29(4):605-616.

[45] KUTTAPPA R,TASKIN B,LERNER S,et al.Resonant clock synchronization with active silicon interposer for multi-die systems[J].IEEE Transactions on Circuits and Systems I:Regular Papers,2021,68(4):1636-1645.

[46] ERIS F,JOSHI A,KAHNG A B,et al.Leveraging thermally-aware chiplet organization in 2.5D systems to reclaim dark silicon [C]// Proceedings of Design,Automation & Test in Europe Conference & Exhibition (DATE).Dresden,Germany,2018:1441-1446.

[47] MA Y N,DELSHADTEHRANI L,DEMIRKIRAN C,et al.TAP-2.5D:a thermally-aware chiplet placement methodology for 2.5D systems [C]// Proceedings of Design,Automation & Test in Europe Conference & Exhibition (DATE).Grenoble,France,2021:1246-1251.

[48] FISH M,MARTINIS B,MCCLUSKEY P,et al.Embedded fluid cooling of close-packed via arrays in glass[C]// Proceedings of the 17th IEEE Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (ITherm).San Diego,USA,2018:288-296.

[49] COLONNA J P,MARNAT L,CARTIER M,et al.Thermal and mechanical simulations for fan-out wafer-level packaging technology:introduction of a “solder heatsink” [C]// Proceedings of the 69th Electronic Components and Technology Conference (ECTC).Las Vegas,USA,2019:1535-1542.

[50] WEI T W,OPRINS H,CHERMAN V,et al.Thermal analysis of polymer 3D printed jet impingement coolers for high performance 2.5D Si interposer packages [C]// Proceedings of the 18th IEEE Intersociety Conference on Thermal and Thermomechanical Phenomena in Electronic Systems (ITherm).Las Vegas,USA,2019:1243-1253.

[51] RAJAN S K,KAUL A,SARVEY T E,et al.Monolithic microfluidic cooling of a heterogeneous 2.5-D FPGA with low-profile 3-D printed manifolds [J].IEEE Transactions on Components,Packaging and Manufacturing Technology,2021,11(6):974-982.

[52] CHUANG J,YANG J,SHIA D,et al.Lidded electronic package with boiling enhancement features [C]// Proceedings of the 71st Electronic Components and Technology Conference (ECTC).San Diego,USA,2021:1596-1601.

[53] FU C M.DFM-aware CAD design flow for SiP foundry business and applications [C]// Proceedings of the 14th International Microsystems,Packaging,Assembly and Circuits Technology Conference (IMPACT).Taipei,China,2019:65-67.

[54] WANG S C,RAHUL D,XIE D P,et al.Automated design flow for millimeter-wave antenna in fan-out wafer level packaging [C]// Proceedings of the 21st Electronics Packaging Technology Conference.Singapore,2019:448-451.

[55] COSKUN A K,ERIS F,JOSHI A,et al.Cross-layer co-optimization of network design and chiplet placement in 2.5D systems [J].IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems,2020,39(12):5183-5196.

[56] PAL S,PETRISKO D,KUMAR R,et al.Design space exploration for chiplet-assembly-based processors [J].IEEE Transactions on Very Large Scale Integration (VLSI) Systems,2020,28 (4):1062-1073.

[57] KABIR A,PENG Y.Chiplet-package co-design for 2.5D systems using standard ASIC CAD tools [C]// Proceedings of the 25th Asia and South Pacific Design Automation Conference (ASP-DAC).Beijing,China,2020:351-356.

[58] KIM J,MURALI G,PARK H,et al.Architecture,chip,and package codesign flow for interposer-based 2.5-D chiplet integration enabling heterogeneous IP reuse [J].IEEE Transactions on Very Large Scale Integration (VLSI) Systems,2020,28(11):2424-2437.

[59] ZHENG H,WANG K,LOURI A.A versatile and flexible chiplet-based system design for heterogeneous manycore architectures [C]// Proceedings of the 57th ACM/IEEE Design Automation Conference (DAC).San Francisco,USA,2020:9218654-1-9218654-6.

[60] PARK H,KIM J,CHEKURI V C K,et al.Design flow for active interposer-based 2.5-D ICs and study of RISC-V architecture with secure NoC [J].IEEE Transactions on Components,Packaging and Manufacturing Technology,2020,10(12):2047-2060.

[61] KABIR A,PETRANOVIC D,PENG Y.Coupling extraction and optimization for heterogeneous 2.5D chiplet-package co-design [C]// Proceedings of IEEE/ACM International Conference on Computer Aided Design (ICCAD).San Diego,USA,2020:9526779-1-9526779-8.

[62] LAN J J,NAMBIAR V P,SABAPATHY R,et al.An automatic chip-package co-design flow for multi-core neuromorphic computing SiPs [C]// Proceedings of the 22nd Electronics Packaging Technology Conference (EPTC).Singapore,2020:77-80.

[63] HUDSON E,BALDWIN D,OLSON T,et al.Deca & cadence breakthrough heterogeneous integration barriers with adaptive patterningTM [C]// Proceedings of the 71st Electronic Components and Technology Conference (ECTC).San Diego,USA,2021:45-49.

[64] KABIR A,PENG Y.Holistic chiplet-package co-optimization for agile custom 2.5D design [J].IEEE Transactions on Components,Packaging and Manufacturing Technology,2021,11 (5):715-726.

[65] KABIR A,HUNG W,HO T Y,et al.Holistic and in-context design flow for 2.5D chiplet-package interaction co-optimization[C]// Proceedings of International Symposium on VLSI Design,Automation and Test (VLSI-DAT).Hsinchu,China,2021:9427353-1-9427353-4.

[66] KADOMOTO J,IRIE H,SAKAI S.A RISC-V processor with an inter-chiplet wireless communication interface for shape-changeable computers [C]// Proceedings of IEEE Symposium in Low-Power and High-Speed Chips (COOL CHIPS).Kokubunji,Japan,2020:9097641-1-9097641-3.

[67] SCHWALLER B,HOLTZMAN S,GEORGE A D.Emulation-based performance studies on the HPSC space processor [C]// Proceedings of IEEE Aerospace Conference.Big Sky,USA,2019:1-11

[68] LIN M S,HUANG T C,TSAI C C,et al.A 7 nm 4 GHz Arm?-core-based CoWoS? chiplet design for high-performance computing [J].IEEE Journal of Solid-State Circuits,2020,55(4):956-966.

[69] ROTH A,ZHOU C,WONG M,et al.Heterogeneous power delivery for 7 nm high-performance chiplet-based processors using integrated passive device and in-package voltage regulator [C]// Proceedings of IEEE Symposium on VLSI Technology.Honolulu,USA,2020:9265105-1-9265105-2.

[70] VIVET P,GUTHMULLER E,THONNART Y,et al.2.3 A 220 GOPS 96-core processor with 6 chiplets 3D-stacked on an active interposer offering 0.6 ns/mm latency,3 Tb/s/mm2 inter-chiplet interconnects and 156 mW/mm2@82%-peak-efficiency DC-DC converters [C]// Proceedings of IEEE International Solid-State Circuits Conference (ISSCC).San Francisco,USA,2020:46-47.

[71] VIVET P,GUTHMULLER E,THONNART Y,et al.IntAct:A 96-core processor with six chiplets 3D-stacked on an active interposer with distributed interconnects and integrated power management [J].IEEE Journal of Solid-State Circuits,2021,56(1):79-97.

[72] NAFFZIGER S,LEPAK K,PARASCHOU M,et al.2.2AMD chiplet architecture for high-performance server and desktop products [C]// Proceedings of IEEE International Solid-State Circuits Conference (ISSCC).San Francisco,USA,2020:44-45.

[73] NAFFZIGER S,BECK N,BURD T,et al.Pioneering chiplet technology and design for the AMD EPYCTM and RyzenTM processor families:industrial product [C]//Proceedings of ACM/IEEE the 48th Annual International Symposium on Computer Architecture (ISCA).Valencia,Spain,2021:57-70.

[74] ZARUBA F,SCHUIKI F,BENINI L.Manticore:a 4 096-core RISC-V chiplet architecture for ultraefficient floating-point computing [J].IEEE Micro,2021,41(2):36-42.

[75] VOOGEL M,FRANS Y,OUELLETTE M,et al.Xilinx VersalTM Premium [C]// Proceedings of IEEE Hot Chips 32 Symposium (HCS).Palo Alto,USA,2020:922068-1-922068-46.

[76] LIU C,BOTIMER J,ZHANG Z Y.A 256 Gb/s/mm-shoreline AIB-compatible 16 nm FinFET CMOS chiplet for 2.5D integration with Stratix 10 FPGA on EMIB and tiling on silicon interposer [C]// Proceedings of IEEE Custom Integrated Circuits Conference (CICC).Austin,USA,2021:1-2.

[77] PAL S,LIU J Y,ALAM I,et al.Designing a 2 048-chiplet,14 336-core waferscale processor [C]// Proceedings of the 58th ACM/IEEE Design Automation Conference (DAC).San Francisco,USA,2021:1183-1188.

[78] LU N.A new Smart-MicroSystems age enabled by heterogeneous integration of silicon-centric and AI technologies-my personal view [C]// Proceedings of International Symposium on Semiconductor Manufacturing (ISSM).Tokyo,Japan,2020:9377502-1-9377502-4.

[79] VIJAYARAGHAVAN T,ECKERT Y,LOH G H,et al.Design and analysis of an APU for exascale computing [C]// Proceedings of IEEE International Symposium on High Performance Computer Architecture (HPCA).Austin,USA,2017:85-96.

[80] KNEBEL P,BERKRAM D,DAVIS A,et al.Gen-Z chipset for exascale fabrics [C]// Proceedings of IEEE Hot Chips 31 Symposium (HCS).Cupertino,USA,2019:8875646-1-8875646-22.

[81] DENG L,WANG G R,LI G Q,et al.Tianjic:a unified and scalable chip bridging spike-based and continuous neural computation [J].IEEE Journal of Solid-State Circuits,2020,55(8):2228-2246.

[82] LAN J J,NAMBIAR V P,SABAPATHY R,et al.Chiplet-based architecture design for multi-core neuromorphic processor [C]// Proceedings of IEEE the 23rd Electronics Packaging Technology Conference (EPTC).Singapore,2021:410-412.

[83] MOK M P C,CHAN C H,CHOW W C S,et al.Chiplet-based system-on-chip for edge artificial intelligence [C]//Proceedings of the 5th IEEE Electron Devices Technology and Manufacturing Conference (EDTM).Chengdu,China,2021:9421028-1-9421028-3.

[84] WANG M D,WANG Y,LIU C,et al.Network-on-interposer design for agile neural-network processor chip customization [C]// Proceedings of the 58th ACM/IEEE Design Automation Conference (DAC).San Francisco,USA,2021:9586261-1-9586261-6.

[85] 首颗“3D封装”芯片诞生，突破7 nm极限，集成600亿根晶体管[EB/OL].(2022-10-18)[2022-10-28].https://baijiahao.baidu.com/s?id=1747011708834772239&wfr=spider&for=pc.

[86] HWANG R,KIM T,KWON Y,et al.Centaur:a chiplet-based,hybrid sparse-dense accelerator for personalized recommendations [C]// Proceedings of ACM/IEEE 47th Annual International Symposium on Computer Architecture (ISCA).Valencia,Spain,2020:968-981.

[87] GUIRADO R,KWON H,ABADAL S,et al.Dataflow-architecture Co-design for 2.5D DNN accelerators using wireless network-on-package [C]// Proceedings of the 26th Asia and South Pacific Design Automation Conference (ASP-DAC).Tokyo,Japan,2021:806-812.

[88] TAN Z H,CAI H Y,DONG R P,et al.NN-Baton:DNN workload orchestration and chiplet granularity exploration for multichip accelerators [C]// Proceedings of ACM/IEEE 48th Annual International Symposium on Computer Architecture (ISCA).Valencia,Spain,2021:1013-1026.

[89] MINUTOLI M,CASTELLANA V G,TAN C,et al.SODA:a new synthesis infrastructure for agile hardware design of machine learning accelerators [C]// Proceedings of IEEE/ACM International Conference On Computer Aided Design (ICCAD).San Diego,USA,2020:20198092-1-20198092-7.

[90] LI Y,LOURI A,KARANTH A.SPRINT:a high-performance,energy-efficient,and scalable chiplet-based accelerator with photonic interconnects for CNN inference [J].IEEE Transactions on Parallel and Distributed Systems,2022,33(10):2332-2345.

[91] KRISHNAN G,MANDAL S K,CHAKRABARTI C,et al.System-level benchmarking of chiplet-based IMC architectures for deep neural network acceleration [C]// Proceedings of IEEE 14th International Conference on ASIC (ASICON).Kunming,China,2021:9620238-1-9620238-4.

[92] HANCOCK T M,DEMMIN J C.Heterogeneous and 3D integration at DARPA [C]// Proceedings of International 3D Systems Integration Conference (3DIC).Sendai,Japan,2019:9058884-1-9058884-4.

[93] LEE J,MOK E,HUANG J N,et al.An implantable wireless network of distributed microscale sensors for neural applications [C]// Proceedings of the 9th International IEEE/EMBS Conference on Neural Engineering (NER).San Francisco,USA,2019:871-874.

[94] HERRAULT F,WONG J C,TANG Y,et al.Heterogeneously integrated RF circuits using highly scaled off-the-shelf GaN HEMT chiplets [J].IEEE Microwave and Wireless Components Letters,2020,30(11) :1061-1064.

[95] ZHENG T,JO P K,RAJAN S K,et al.Electrical characterization and benchmarking of polylithic integration using fused-silica stitch-chips with compressible microinterconnects for RF/mm-wave applications [J].IEEE Transactions on Components,Packaging and Manufacturing Technology,2021,11 (11) :1824-1834.

[96] GU X X,LIU D X,SADHU B.Packaging and antenna integration for silicon-based millimeter-wave phased arrays:5G and beyond [J].IEEE Journal of Microwaves,2021,1(1):123-134.

[97] SUN C,JEONG D,ZHANG M,et al.TeraPHY:an O-band WDM electro-optic platform for low power,Terabit/s optical I/O [C]// Proceedings of IEEE Symposium on VLSI Technology.Honolulu,USA,2020:9265012-1-9265012-2.

[98] LU T J,WAN N H,CHEN K C,et al.Design and fabrication of a 128-channel array of quantum memories in hybrid photonic circuits [C]//Proceedings of Conference on Lasers and Electro-Optics (CLEO).San Jose,USA,2020:21608989-1-21608989-2.

[99] HOSSEINI K,KOK E,SHUMARAYEV S Y,et al.8 Tbps co-packaged FPGA and silicon photonics optical IO [C]// Proceedings of Optical Fiber Communications Conference and Exhibition (OFC).San Francisco,USA,2021:Th4A.2-1- Th4A.2-3.

[100] WU H,WANG W X C,GONG M,et al.Heterogeneous integrated sparse optical phased array for free-space optical communication [C]// Proceedings of IEEE Research and Applications of Photonics in Defense Conference (RAPID).Miramar Beach,USA,2021:9521393-1-9521393-2.